

1/25

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9




FIG. 10




FIG. 11




FIG.12




FIG.13




FIG.14






FIG.15

BIT NUMBER REP Rsrc1, Rsrc2, disp16




FIG.16

```

AND3    R11,R10,#h'0003                ; I1
LD2W    R0,@R8+      ||  SRLI    R10,#2    ; I2
LD2W    R4,@R9+      ||  NOP           ; I3
LD2W    R2,@R8+      ||  CLRAC   A0        ; I4

REP      R11,R10,rep_end                ; I5

LD2W    R6,@R9+      ||  MAC     A0,R0,R4   ; I6
LD2W    R0,@R8+      ||  MAC     A0,R1,R5   ; I7
LD2W    R4,@R9+      ||  MAC     A0,R2,R6   ; I8
rep_end :
LD2W    R2,@R8+      ||  MAC     A0,R3,R7   ; I9

RACHI   R0,A0,#0      ||  NOP           ; I10
:                                               ; I11
:                                               ; :
```

FIG.17




FIG.18




FIG.19




FIG.20




FIG.25




FIG.29




FIG. 21




FIG.22




FIG.23






FIG.24




FIG. 26




FIG.27




FIG.28




FIG.30




FIG.32





FIG.33

LD2W	R0,@R8+				; I1a
LD2W	R4,@R9+				; I1b
DREP	R10,rep_end				; I2
LD2W	R2,@R8+		CLRAC	A0	; I3
rep_start :					
LD2W	R6,@R9+		MAC	A0,R0,R4	; I4
LD2W	R0,@R8+		MAC	A0,R1,R5	; I5
LD2W	R4,@R9+		MAC	A0,R2,R6	; I6
rep_end :					
LD2W	R2,@R8+		MAC	A0,R3,R7	; I7
RACHI	R0,A0,#0		NOP		; I8
:					; I9
:					::

FIG.34








FIG.36 (PRIOR ART)

